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Characterization and Modeling of Trap Generation: 
A Primer on “Why & How the Transistors Degrade”
Reaction-Diffusion (R-D) Model








γ = γT + a / kBT
+ h+? Si-H+? Si+ + H
TH ∝ exp(γT Eox)
Si-H + h+ ? Si+ + H
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D exp -E kT
D exp -E kT
≡T H2 ox E   nE  - n E4 a
Activation energy for NIT
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Trap generation ? Always lead to compromise/alternatives









































ET (avg.) ~ 0.1 eV












% N atomic [XPS]



































≡T H2 ox E   nE  - n E4 a
? Voltage and Temperature Dependence ? Temperature Dependence
Trapping in existing oxide defects saturates quickly
Interface trap (Capacitance, CIT): Effects SS
Bulk (oxide) trap: No impact on SS
? Traps at interfaces and bulks of oxides has always been a problem.
? Efforts have been made to interpret trapping phenomena using essential, but simple, physics.
? Modeling of these irreversible phenomena has innovative technological implications:







( )D eff G TI ~μ V - V ~ TeffD
D0 eff0 G T0
- ΔVΔμΔI +
I μ V - V


















































































 |Eeff| [MV/cm] 
|ΔVT| ~ 37mV




Issues with Interface Traps &
? MOSFET vs. Bipolar Transistor
- BJT commercialized first
* Main problem: SiO2 on Si 1970’s
- Solution: Hydrogen passivation
- Emitter-base interface
- As2S3 Passivation
? Commercially viable HBT
? Cascade vs. Lead Salt lasers
1994
- Exposed Surfaces
- Stress induced interfacial fracture
1990’s
- Lead Salt: Defect formation
- Cascade: MBE grown, robust
? Micro-Electro-Mechanical Switch
1950’s
Operation of cascade laser
Bulk Traps
? IC scaling: SiO2 vs. High-κ
- Gate leakage
- High-κ: Prone to defects
? Solar cells: Amorphous 
vs. Crystalline
- a-Si: Hydrogen passivation




Traps in MOSFET (Still an Issue)
Oxides
Substrate
QIT: Interface trap (SiH)
QOX: Bulk trap
( ) ⎛ ⎞⎜ ⎟⎝ ⎠D G DS effeff DT G DS STV V












μeff = f(∂ID/∂VD) is also effected
Analytical Solution of R-D Model
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( )( )1 2T T35 T T4df = + + 1 - f - f -R RR R R fdt
Physics of Bulk (Oxide) Trapping
Courtesy: Bersuker, SEMATECH







? High-κ Experiments ? Shockley-Read-Hall trapping/detrapping model
Simulation









SS = 2.3kT/q [1+ (CIT+CD)/Cox]




































Eeff ~ Qsubstrate ~(VG-VT)
μeff@Eeff and Eeff decreases









Gate Leakage vs. Degradation




EOT   (VDD)
1.6 nm (1.1 V)
1.4 nm (1.1 V)
1.2 nm (1.0 V)









% N atomic [XPS]
Leakage 1.6inv ox~ Q fT ~ E T
( )PHYT ~ exp -2αT
Oxide thickness: 



















Allowed ΔVT = 60 mV
         after 5 years
PMOS
( ) ⎛ ⎞ ⎛ ⎞⎜ ⎟⎜ ⎟ ⎝ ⎠⎝ ⎠
2 nox3 D1
c
2γE -nEA* EOT * E exp exp tkT3
PMOS Degradation: 
%N increase ? ΔVT increase
Low VG (Vsafe)? Keeps ΔVT within limit
? ?





































Design Diagram for Oxynitrides
VG,          JG    ↔ EOT, %N
A: 1.1V, 10A-cm-2 ↔ 1.4nm, 20%
Choose proper EOT and %N ? Optimize gate leakage and degradation
